Which two activities are normally controlled by the Northbridge part of the chipset? (Choose two.)
Which two activities are normally controlled by the Northbridge part of the chipset? (Choose two.) communication between the CPU and the I/O ports access to the RAM communication between the…